HiVeGen: Hierarchical LLM-based Verilog Generation for Scalable Chip Design

Published in IEEE International Conference on LLM-Aided Design (ICLAD), 2025 — Best Paper Award, 2025